Partitioned Register File Designs for Clustered Architectures
نویسندگان
چکیده
The clustered architecture, where the conventional monolithic register file is partitioned into several smaller register files, is one of the candidates for the future high performance processor architectures. The aggressive partitioning can reduce the access time of the register file. On the other hand, the partitioning makes losses of instructions per clock cycle due to communication among register files. Not only the degree of partitioning, but the organization of partitioned register files also affects the access time of register files and the amount of inter-PE communication. In this paper, we investigate appropriate degrees of partitioning and organizations of partitioned register files in various 8-way issue clustered architectures. The results show that the eight single-issue PEs or the four double-issue PEs with the non-consistent register file organization can achieve the highest instructions per second and the speedup compared with the non-partitioned organization is 1.59 in the MediaBench suite and 1.69 in the SPEC2000int suite.
منابع مشابه
A Register File Architecture and Compilation Scheme for Clustered ILP Processors
In Clustered Instruction-level Parallel (ILP) processors, the function units are partitioned and resources such as register file and cache are either partitioned or replicated and then grouped together into onchip clusters. We present a novel partitioned register file architecture for clustered ILP processors which exploits the temporal locality of references to remote registers in a cluster an...
متن کاملCompiler-assisted power optimization for clustered VLIW architectures
Clustered VLIW architectures solve the scalability problem associated with flat VLIW architectures by partitioning the register file and connecting only a subset of the functional units to a register file. However, inter-cluster communication in clustered architectures leads to increased leakage in functional components and a high number of register accesses. In this paper, we propose compiler ...
متن کاملHierarchical Clustered Register File Organization for VLIW Processors
Technology projections indicate that wire delays will become one of the biggest constraints in future microprocessor designs. To avoid long wire delays and therefore long cycle times, processor cores must be partitioned into components so that most of the communication is done locally. In this paper, we propose a novel register file organization for VLIW cores that combines clustering with a hi...
متن کاملA Partitioned Register File Architecture and Compilation Scheme 3 COMN
In Clustered Instruction-level Parallel (ILP) processors, the function units are partitioned and resources such as register le and cache are either partitioned or replicated and then grouped together into on-chip clusters. We present a novel partitioned register le architecture for clustered ILP processors which exploits the temporal locality of references to remote registers in a cluster and c...
متن کاملPALF: compiler supports for irregular register files in clustered VLIW DSP processors
Wide varieties of register file architectures — developed for embedded processors — have turned to aim at reducing the power dissipation and die size these years, by contrast with the traditional unified register file structures. This article presents a novel register allocation scheme for a clustered VLIW DSP, which is designed with distinctively banked register files in which port access is h...
متن کامل